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Abstract
This paper presents a performance-regulation method for a class of stochas-
tic timed event-driven systems aimed at output tracking of a given reference
setpoint. The systems are either Discrete Event Dynamic Systems (DEDS)
such as queueing networks or Petri nets, or Hybrid Systems (HS) with time-
driven dynamics and event-driven dynamics, like fluid queues and hybrid Petri
nets. The regulator, designed for simplicity and speed of computation, is com-
prised of a single integrator having a variable gain to ensure effective tracking
under time-varying plants. The gain’s computation is based on the Infinites-
imal Perturbation Analysis (IPA) gradient of the plant function with respect
to the control variable, and the resultant tracking can be quite robust with re-
spect to modeling inaccuracies and gradient-estimation errors. The proposed
technique is tested on examples taken from various application areas and mod-
eled with different formalisms, including queueing models, Petri-net model of a
production-inventory control system, and a stochastic DEDS model of a multi-
core chip control. Simulation results are presented in support of the proposed
approach.
Keywords: Infinitesimal perturbation analysis, timed DEDS, stochastic
hybrid systems, performance regulation.
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1. Introduction
This paper describes a regulation technique for a class of dynamical sys-
tems, designed for output tracking of a given setpoint reference. The regulator
consists of an integral control with a variable gain, computed on-line so as to
enhance the closed-loop system’s stability margins and yield effective tracking.
The gain-adjustment algorithm is based on the derivative of the plant’s out-
put with respect to its input control, and therefore the regulation technique
is suitable for systems where such derivatives are readily computable in real
time. This includes a class of stochastic timed Discrete Event Dynamic Sys-
tems (DEDS) and Hybrid Systems (HD) where the derivative is computable by
the Infinitesimal Perturbation Analysis (IPA) sample-gradient technique. Our
motivation is derived from the problem of regulating instructions’ throughput
in multicore computer processors, and following an initial study of that problem
in Ref. [2] we extend the technique to a general class of DEDS and HS.
The need for regulating instruction throughput at the hardware level in
modern computer processors stems from real-time applications where constant
throughput facilitates effective real-time task and thread (subprogram) schedul-
ing, as well as from multimedia applications where a fixed frame rate must be
maintained to avoid choppy video or audio. The design of effective regulators
is challenging because of the lack of predictive analytical or prescriptive mod-
els, and unpredictable high-rate fluctuations of instructions-related switching
activity factors at the cores. For this reason, we believe, most of the published
control techniques are ad hoc (see the survey in Ref. [15]). A systematic control-
theoretic approach has been pursued in Refs. [4, 3, 15] which applied a PID
controller and analyzed the effects of proportional controls with fixed gains.
Concerned with the unpredictability and rapid changes in the thread-related
activity factors, Ref. [2] sought a controller with adaptive gain. Furthermore,
it considered scenarios where measurements and computations in the control
loop must be performed as quickly as possible, even at the expense of accuracy.
To this end it considered controlling the instruction throughput by a core’s
clock rate, and applied an integral controller whose real-time gain-adaptation
algorithm is designed for stabilizing the closed-loop system and yielding effec-
tive tracking convergence. The gain-adaptation algorithm is based on IPA as
described in the sequel.
An abstract, discrete-time configuration of the closed-loop system is shown
in Figure 1, where n denotes the time-counter, r is the setpoint reference, un is
the control input to the plant, yn is the resulting output, and en := r−yn is the
error signal. The system is single-input-single-output so that all the quantities
un, yn, en and r are scalar.
Let J : R→ R represent a performance function of the plant with respect to
its input u, and assume that the function J(u) is differentiable. Given the nth
input variable un, suppose that the the plant’s output yn provides an estimation
of J(un). The controller that we consider has the form
un = un−1 +Anen−1, (1)
2
and we recognize this as the discrete-time version of an integrator (summer) with
a variable gain. As mentioned earlier, the gain sequence {An} is designed to
enhance the stability margins of the closed-loop system and reduce oscillations
of the tracking algorithm while speeding up its convergence. As we shall see,
one way to achieve that is to have An be defined as
An =
(
J ′(un−1)
)−1
, (2)
with “prime” denoting derivative with respect to u. However, it may not be
possible to compute the derivative term J ′(un−1), and approximations have to
be used. Denoting the approximation error by φn−1, the computed gain An is
defined as
An =
(
J ′(un−1) + φn−1
)−1
. (3)
In the systems considered in this paper the plant represents average mea-
surements taken from a physical system or a cyber system over contiguous time-
intervals called control cycles. For example, suppose that the physical system is
a continuous-time dynamical system with input υ(t) and output ζ(t), t ≥ 0; its
state variable is immaterial for the purpose of this discussion. Divide the time
axis into contiguous control cycles Cn, n = 1, 2, . . ., suppose that the control
input is fixed during Cn to a value un := v(t) ∀t ∈ Cn, and define yn by
yn :=
1
|Cn|
∫
Cn
ζ(t)dt,
where |Cn| is the duration of Cn. Alternatively, yn can represent average mea-
surements taken from the output of a discrete-time or discrete-event system.
Generally we impose no restriction on the way the control cycles are defined,
they can be fixed a priori or determined by counting events in a DEDS; we only
require that the input un remains unchanged during Cn and can be modified
only when the next control cycle begins.
Controller Plant 
- + 
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Figure 1: Basic regulation system
Observe that Eq. (3) suggests that the computation of An takes place during
the control cycle Cn−1. In fact, we assume that the implementation of the
control law takes place in the following temporal framework. Suppose that the
quantities un−1, and yn−1, en−1, and An have been computed or measured by
the starting time of Cn. Then un is computed from Eq. (1) at the start of
Cn and we assume that this computation is immediate. During Cn, the plant
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produces yn from the applied input un while An+1 is computed from Eq. (3),
with the index n+1 instead of n. Finally, en is computed at the end of Cn from
the equation
en = r − yn, (4)
and we assume that this computation is immediate.
The plant’s actions yielding yn from un during Cn may represent a physical
or cyber process or measurements thereof, and the computation of An+1 is as-
sumed to be carried out concurrently. Of a particular interest to us is the case
where J(un) is an expected-value performance function of a DEDS or HS, yn
is an approximation thereof computed from a sample path of the system, and
the term J ′(un) + φn in the Right-Hand Side (RHS) of Eq. (3) (with n+ 1) is
computable by IPA. One of the main appealing features of IPA is the simplic-
ity of its gradient (derivative) algorithms and efficiency of their computation.
This, however, comes at the expense of accuracy. In particular, in its principal
application area of queueing systems during its earlier development, IPA often
yielded statistically biased gradient estimators (see Refs. [11, 5]). To amelio-
rate this problem, Stochastic Flow Models (SFM) consisting of fluid queues (see
Refs. [6, 22, 7, 17]) and later extended to more general stochastic HS in Refs.
[8, 24, 25], offer an alternative framework to queueing networks for the applica-
tion of IPA; in their setting the IPA gradients typically are simpler and more
accurate. Still approximations must be made either in the IPA algorithms or
in the system’s model when a stochastic HS is used as a modeling abstraction
for a DEDS. However, our overriding concern regarding the regulation’s con-
trol law is that of simplicity and computational efficiency even if they come at
the expense of accuracy. This is justified by sensitivity-analysis results, derived
below, showing that asymptotic tracking of the regulation scheme holds under
substantial relative errors in the gradient estimation.
The objective of this paper is to investigate the performance of our proposed
tracking technique on a number of DEDS and HS by using the IPA method for
computing the integrator’s adaptive gain in the loop. In this we leverage on the
simplicity and low computational efforts required for the IPA derivatives. Fur-
thermore, simulation experiments suggest that the regulation algorithm works
well despite substantial errors in the gradient estimation, thus allowing us to
tilt the balance between precision and low computing times towards fast com-
putation at the expense of accuracy. It may be asked why we use an integral
control and not a PI or PID controller, and it is pointed out that we have tested
via simulation (not reported here) the addition of a proportional element to
the integral control, and found no improvement. This is not surprising since,
as indicated by the analysis in Section 2, the particular gain-adaptation of the
integral controller stabilizes the system for a class of plant functions J(u). In
summary, the contributions of this paper are: 1). It proposes the first general-
purpose, systematic performance-regulation technique for a class of timed DEDS
and HS. 2). To-date, the main use of IPA has been in optimization, while this
paper pursues a new kind of application, namely performance regulation. 3). It
moves away from the traditional pursuit of unbiased IPA gradients, and instead
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searches for low-complexity approximations perhaps at the expense of accuracy
or unbiasedness. We believe that these three points of novelty may open up a
new dimension in the research and applications of IPA.
The rest of the paper is organized as follows. Section 2 describes the reg-
ulation technique in an abstract setting. The following three sections present
simulation results on three types of systems, and highlight the tradeoffs between
simplicity and accuracy. Section 3 concerns a queue, Section 4 considers a fluid
Petri net production-control model, and Section 5 discusses a DEDS model of
throughput in computer processors. Finally, Section 6 concludes the paper.1
2. Regulation Algorithm in an Abstract Setting
The rationale behind the choice of An in Eq. (2) (if its RHS can be computed
exactly) can be seen by considering the simple case where the plant consists of a
deterministic, time-invariant, memoryless nonlinearity, and hence the un - to -
yn relation has the form
yn = J(un). (5)
Suppose that the function J(u) is differentiable, and denote its derivative by
J ′(u). An application of the Newton-Raphson method for solving the equation
r − J(u) = 0 (6)
results in the recursive equation
un = un−1 +
1
J ′(un−1)
en−1 = un−1 +Anen−1, (7)
where An :=
(
J ′(un−1)
)−1
is defined by (2). This yields Eq. (1), and we
discern that the control law, comprised of repeated recursive applications of
Eqs. (2) → (1) → (5) → (4), amounts to an implementation of the Newton-
Raphson method.
An application of this control technique to a class of dynamic, time-varying
systems is one of the main objectives of the present paper. Its convergence is
underscored by established results on the sensitivity of the Newton–Raphson
method with respect to variations in function and gradient-evaluations [14].
Therefore, the analysis of the paper next will be presented in an abstract setting
of the Newton-Raphson method, and then related to the control configuration
of Figure 1.
Let g : R → R be a continuously-differentiable function, and consider the
problem of finding a root of the equation g(u) = 0, u ∈ R. The basic step of
the Newton-Raphson method is
un = un−1 − 1
g′(un−1)
g(un−1), (8)
1The second queueing example in Section 3, and the Petri-net example in Section 4 were
presented in, and are part of [19].
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and the algorithm is comprised of running this equation recursively for n =
1, 2, . . . starting from an initial guess u0 ∈ R. Convergence of the algorithm can
be characterized by the equation
lim
n→∞ g(un) = 0, (9)
which implies that every accumulation point of the sequence {un}, uˆ, satisfies
the equation g(uˆ) = 0.
Convergence of the Newton-Raphson method is well known under broad
assumptions (see, e.g., Ref. [16]). Ref. [14] investigated the case where the
derivative term g′(un−1) in Eq. (8) is approximated rather than evaluated
exactly, and showed that convergence is maintained under suitable bounds on
the errors. Taking it a step further, we consider the case where errors arise in the
function evaluations g(un−1) as well. Then Eq. (9) no longer can be expected,
but (see [1]) the limit lim supn→∞ |g(un)| is bounded from above by a term that
depends on the magnitude of the errors in a suitable sense. Specifically, let
ψn−1 and φn−1 denote additive error terms in the computations of the function
g(un−1) and its derivative g′(un−1), respectively, so that Eq. (8) is transformed
into
un = un−1 − 1
g′(un−1) + φn−1
(
g(un−1) + ψn−1
)
. (10)
Define the relative errors Gn−1 := |ψn−1||g(u−1)| and En−1 :=
|φn−1|
|g′(un−1)| . The fol-
lowing results, Lemma 2.2 and Proposition 2.3, are proved under the following
assumption.2
Assumption 2.1. The function g(·) is continuously differentiable.
Given a closed interval I := [u1, u2] ⊂ R, define |g′|I,min := min{|g′(u)| : u ∈
I}, and |g′|I,max := max{|g′(u)| : u ∈ I}. Consider the algorithm comprised
of recursive runs of Eq. (10). For every n = 1, . . ., define
mn := min{m > n : g(um)g(un) ≥ 0};
in other words, if g(un) ≥ 0 then mn is the next integer m > n such that
g(um) ≥ 0, and if g(un) ≤ 0 then mn is the next integer m > n such that
g(um) ≤ 0.
Lemma 2.2. For every M > 1 and β ∈ (0,M−1) there exist α ∈ (0, 1) and
θ ∈ (0, 1) such that, for every closed interval I where the function g(u) has the
following three properties: (i) g(·) is either monotone nondecreasing throughout
I or monotone non-increasing throughout I; (ii) g(·) is either convex throughout
I or concave throughout I; and (iii)
|g′|I,max
|g′|I,min < M , the following holds: if,
2A weaker result than Lemma 2.2 and Proposition 2.3 was stated by Proposition 2 in [1],
but its statement is incorrect.
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for some n = 1, . . ., (a) for every j = n, . . . ,mn, uj ∈ I; (b) for every j =
n, . . . ,mn − 1, Ej < α; and (c) for every j = n, . . . ,mn − 1, Gj < β, then
|g(umn−1)| < θ|g(un−1)|. (11)
2
The proof, tedious but based on standard arguments from convex analysis,
is relegated to the appendix.
A few remarks are due.
1. In situations where g(u) is the expected-value performance function of
a DEDS or HS, it may be impossible to verify some of the assumptions
underscoring Lemma 2.2, such as the continuous differentiability of g(u),
bounds on the relative errors Ek−1 and Gk−1, or bounds on the terms g′I,max
and g′I,min. We point out that analysis techniques for their verifications
have been developed in the literature on IPA, mainly for convex sample
performance functions (see, e.g., [5, 7, 8]). However, in other situations
these assumptions may have to be stipulated or justified by empirical
evidence derived, for instance, from simulation.
2. Suppose that the variable u has to be constrained to a closed interval I :=
[umin, umax] satisfying the conditions of Lemma 2.2. To ensure that un,
n = 1, . . . are contained in I, it is possible to modify Eq. (10) by following
it with a projection onto I. Define the projection function PI : R→ I by
PI(u) :=
 u, if u ∈ Iumin, if u < umin
umax, if u > umax,
and change Eq. (10) to the following equation,
un = PI
(
un−1 − 1
g′(un−1) + φn−1
(
g(un−1) + ψn−1
))
. (12)
If I contains a point uˆ such that g(uˆ) = 0, in addition to satisfying the
conditions of the lemma, then it is readily seen that using Eq. (12) instead
of (10) does not weaken the statement of the lemma.
Proposition 2.3. For every η > 0, M > 1, and ε > 0 there exist α ∈ (0, 1) and
δ > 0 such that, for every closed, finite-length interval I such that (i) throughout
I the function g(·) is either monotone increasing or monotone decreasing, and
either convex or concave, (ii) the set {u ∈ I | g(u) = 0} is nonempty, and (iii)
|g′|I,min > η and |g
′|I,max
|g′|I,min < M ; and for every sequence {un}∞n=1 computed by a
recursive application of Eq. (10) such that, for every n = 1, 2, . . ., (a) un ∈ I,
(b) En < α, and (c) |ψn| < δ, the following two inequalities are in force:
lim sup
n→∞
|g(un)| < ε, (13)
and
lim sup
n→∞
|g(un) + ψn| < ε. (14)
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2Remarks:
1. Consider the case where g(u) is computed exactly and the errors are only
in its derivative. Then every interval I and a sequence {un} satisfying the
conditions of the proposition also satisfy all the condition of Lemma 2.2,
and hence, Eq. (11) for all n = 1, . . . implies (9).
2. Notice that the conditions assumed in the proposition’s statement include
upper bounds on the absolute error of the function’s estimation, |ψn−1|,
and on the relative error in the derivative, En−1. The reason for this
discrepancy will be made clear in the proof of Proposition 2.3, where it
will be shown that Eqs. (13) and (14) are due to such upper bounds.
3. In light of Remark 2 following Lemma 2.2, if an interval I satisfying the
conditions of Proposition 2.3 is a constraint set for the sequence {un}, then
replacing Eq. 10) by (12) will not alter the assertions of the proposition
expressed by Eqs. (13) and (14).
Consider the case where g(u) is an expected-value performance function on
a stochastic dynamical system, and suppose that Eq. (10) is run recursively in
order to solve the equation g(u) = 0. Suppose moreover that at the nth iteration
the function g(un−1) and its derivative g′(un−1) are estimated by sample aver-
ages over a control cycle Cn−1. Generally, even under conditions of stochastic
stability and arbitrarily long control cycles, it is not true that {E}n−1 < α and
|ψn−1| < δ for all n = 1, . . ., as stipulated in the statement of Proposition 2.3.
However practically, by the inequality in Eq. (11), with suitably-long control
cycles we expect the sequence {|g(un)|} to decline towards 0 as in (13) except
for sporadic jumps away from zero, and this will be evident from the simula-
tion results described in the next section. This is due to Lemma 2.2, while
Proposition 2.3 provides a unified result under more ideal conditions.
In the context of the aforementioned control system, we note that the error
in the derivative estimation is reflected by Eq. (3) rather than (2), and to
account for the error in function evaluations, Eq. (5) is replaced by
yn = J(un) + ψn. (15)
Now the control loop is defined by a recursive application of Eqs. (3)→ (1)→
(15) → (4). To translate the algorithm defined by Eq. (1) into this control
setting we define g(u) = r−J(u). We can also apply it to time-varying systems
of the form yn = Jn(un), where convergence in the sense of Eqs. (13) -(14) is
expected if the systems vary slowly. Finally, we mention that from a practical
standpoint the algorithm’s convergence is ascertained from Eq. (14) rather than
(13), since the observed quantity is yn = J(un) + ψn rather than J(un).
The next section presents simulation examples of various DEDS and hybrid
systems. They include two noteworthy situations concerning queueing systems
where IPA is biased. The error term φn−1 is due in one case to the use of SFM
as a basis for the IPA formula, and in the other case, to a direct use of the
DEDS-based IPA in spite of its bias. In both cases the regulation algorithm is
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shown to converge. While situations of the first case have stimulated an interest
in SFM as a means to circumvent the bias inherent in IPA, the example of the
second case demonstrates that IPA can be successfully used even when it is
biased.
3. Regulation of Average Delay and Loss Rate of a Single Queue
This section illustrates the aforementioned regulation framework by apply-
ing it to two examples concerning, respectively, delay and loss rate in an M/D/1
queue. Both delay and loss are controlled by the service times. In the first exam-
ple the IPA derivative is unbiased and hence we use it to adjust the integrator’s
gain. In contrast, in the second example the IPA derivative is biased and hence
we apply a formula which is derived from an SFM (fluid-queue) approximation
to the sample paths obtained from the discrete queue. While this yields estima-
tion errors due to modeling discrepancies, it guarantees the unbiasedness of IPA
for the SFM and results in convergence of the regulation algorithm as applied
to the discrete queue.
3.1. Average Delay
Consider an M/D/1/∞ queue with a given arrival rate λ and service times
of s time-units. Given positive integers M and N , a control cycle consists of M
jobs, and the regulation process is run for N cycles. We set the queue to empty
at the start of each control cycle. In the notation established in Section 1, we
define u = s; for n = 1, . . . , N , Cn is the nth control cycle; and yn is the average
delay of jobs arriving during Cn. Note that yn is not an expected-value function
but rather a random function of u whose realization depends of the samples
drawn during Cn. Let J(u) denote the expected-value delay according to the
stationary distribution. It is known that yn is a strongly-consistent estimator
of J(un) in the following sense (see [11, 5]): for a given n = 1, 2, . . .,
lim
M→∞
yn = J(un), (16)
where M is the length of the control cycle. Consequently the estimation error
ψn := J(un)− yn can be made smaller by choosing longer control cycles.
The IPA derivative, ∂yn∂un , is known to have the following form (see [11, 5]).
For every m = 1, . . . ,M , let km,n denote the index (counter) of the job that
started the busy period containing job m during Cn. Then,
∂yn
∂un
=
1
M
M∑
m=1
(m− km,n + 1). (17)
In other words, the IPA derivative of the delay of job m as a function of un
is the position of that job in its busy period, namely m − km,n + 1. This IPA
is unbiased and strongly consistent; see Refs. [11, 5]. Furthermore, by the
Pollaczek-Khinchin formula, J(u) is a continuously-differentiable function of u.
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It is obviously monotone increasing, and also convex on R+ since, by Eq. (17),
J ′(u) is monotone increasing as well. Therefore the conditions for Proposition
2.3 are satisfied on any closed interval contained in R+, and we expect the
simulation experiments to yield fast convergence of the output yn to an ε-band
around the target value r (in the sense of Eq. (13)), where ε can be made
smaller by choosing longer control cycles.
In the first simulation experiment we set the arrival rate to λ = 0.9, and
the target reference delay to r = 3.0. The control cycles consist of M = 10, 000
jobs each, and we ran the control algorithm for N = 100 cycles starting from
the initial guess of u1 = 1.1. The results, shown in Figure 2, indicate an
approach of yn to about a steady value in about 5 iterations. Thereafter we
notice fluctuations of yn, and a closer view of the results, obtained in Figure
3 by focusing the graph on the range n = 6, . . . , 100, shows them to be in the
range of 2.5 − 3.5 except for a single exception at n = 69. These fluctuations
do not seem to abate at larger n, and they likely are due to the variances of yn
and its IPA derivative ∂yn∂un . We point out that the average value of yn, obtained
over the range n = 6, . . . , 100, is 3.031 (recall that the target value is 3.0).
Correspondingly, the graph of the service times un, n = 1, . . . , 100, is shown in
Figure 4, and their mean over n = 6, . . . , 100 is 0.913.
TexPoint fonts used in EMF.  
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Figure 2: M/D/1/∞ queue - delay. M = 10, 000, n = 1, . . . , 100.
Lesser variance of {yn} can be obtained from increasing the cycle lengthM or
reducing the reference target yref . In the first case, where we set M = 100, 000
while keeping yref at 3.00, yn,, n = 6, . . . , 100, fluctuated between 2.85 and 3.2
except for two values of n, and their mean was 3.008. In the second case, with
yref = 1.5 and N = 10, 000, yn fluctuated mostly in the [1.35− 1.65]-range with
10
TexPoint fonts used in EMF.  
Read the TexPoint manual before you delete this box.: AA 
n
yn
Figure 3: M/D/1/∞ queue - delay, n = 6 . . . ,∞. M = 10, 000, n = 5, . . . , 100.
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Figure 4: M/D/1/∞ queue - service times. M = 10, 000, n = 1, . . . , 100.
two exceptions, and its mean over n = 6, . . . , 100 was 1.505. In all three cases
the regulation algorithm converged in about 5 iterations independently of the
variances of the delays and their IPA derivatives; those seem to affect mostly
the magnitude of the output fluctuations.
In order to test the effects of changing the target reference during an exper-
iment, we ran the regulation algorithm for 120 cycles starting with u1 = 1.1; in
the first 40 cycles yref = 3.0, in the next 40 cycles yref = 4.5, and in the last
40 cycles, yref = 1.5. The results are shown in Figure 5, and they indicate con-
vergence to each value of yref in about 5 iterations. Furthermore, it is evident
that the variations are larger for larger yref , and the reason is that the service
times converge to larger values and hence the queue has larger traffic intensi-
ties. For yref = 3.0 the mean of yn over n = 5, . . . , 40 is 3.052, for yref = 4.5
the mean of yn over n = 45, . . . , 80 is 4.653, and for yref = 1.5 the mean of
yn over n = 85, . . . , 120 is 1.504. The corresponding average gains An obtained
from the simulation were 0.063, 0.030, and 0.198. The respective average service
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times were 0.918, 0.977, and 0.745. These values correspond to traffic intensities
(product of λ and the service time) of 0.826, 0.879, and 0.671, which explain the
noticeable differences in variability. When we took M = 100, 000 the variabil-
ity declined (as expected) and the obtained means are 3.041, 4.515, and 1.501,
respectively.
Figure 5: M/D/1/∞ queue - delay, variable setpoint. M = 10, 000, n = 1, . . . , 120.
Lastly, we demonstrate the advantage of using the variable-gain controller
over fixed-gain integral controls. To this end we simulated the system described
in the last paragraph with two fixed gains, and compared the results to those
obtained earlier from the variable-gain control. The constant gains are 0.030 and
0.198 which, as reported above, are the average gains driven by the variable-gain
controller for the respective extreme setpoint references of 4.5 and 1.5.
Figure 6 depicts the graph of yn, n = 5, . . . , 120, obtained from an applica-
tion of the smaller fixed gain of 0.030 (the dashed curve), while the analogous
graph obtained from the variable-gain controller (the solid curve) is shown for
the sake of comparison. We discern slower response of the fixed-gain controller
to changes in the setpoint, and this is not surprising since the variable-gain con-
troller has larger gains for the setpoints of 3.0 and 1.5. For the larger fixed gain
of 0.198, the graph of yn is shown in Figure 7.
3 The controller performs well
for the setpoint of 1.5, but it exhibits large oscillations suggesting instability for
the setpoint of 4.5, where the obtained gains of the variable-gain controller are
smaller. These results are not surprising since, generally, tracking controllers
with too-small gains may result in slow adjustment to variations in the target
3This graph could not be adequately shown in the same figure as the graphs in Figure 6
due to the large peaks of yn.
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setpoint, while overly-large gains may result in oscillations and even instability.
The variable-gain controller in this example seems to adjust well to changes in
the setpoint and thus perform better than the considered fixed-gain controls.
Figure 6: Comparison of a small, fixed-gain control to the variable-gain controller.
Figure 7: Oscillations due to a large, fixed-gain control.
3.2. Average loss-rate
Consider an M/D/1/k queue with a finite buffer, where jobs arriving at a full
queue are being discarded. Given an arrival rate, a buffer size, and a horizon
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period (cycle time), we aim at controlling (regulating) the mean loss rate to
a given reference by adjusting the service times. Accordingly, we denote the
arrival rate by λ, the service times by s, the buffer size (including the holding
place at the server) by k, and the horizon period by tf .
Let us divide the time-axis into consecutive control cycles, Cn, each of du-
ration tf seconds. The control parameter is the service time, namely u = s,
and during Cn its value is denoted by un. The performance function of interest,
J(u), is the mean loss rate per control cycle. We approximate J(un) by yn,
defined as the number of jobs discarded during Cn divided by tf .
It is readily seen that the function un → yn is piecewise constant and almost
surely no arrival would occur at the same time when another job enters or exits
the server, and therefore, the IPA derivative along a sample path is dyndun = 0.
This does not provide an adequate approximation to J ′(un), and hence an
alternative approach to the estimation of J ′(un) is needed. To this end we
use a fluid-queue SFM as described in the next paragraph.
Consider a fluid queue with a finite buffer, a time-varying inflow rate, and a
constant service rate. Suppose that the queue operates in a given time-interval
[0, tf ], where its instantaneous arrival rate, denoted by α(t), is a random process.
Denote its service rate by β. Let u := β−1 be the control variable, and let γ(u, t)
denote the instantaneous overflow (spillover) rate due to the limited buffer. Let
L(u) denote the sample-based average loss rate per cycle as a function of the
input service rate u, defined as
L(u) =
1
tf
∫ tf
0
γ(u, t)dt. (18)
Observe that L(u) provides an approximation to J(u) to the extent that the fluid
queue serves to approximate the discrete queue. The main difference between
J(u) and L(u) is that J(u) is the mean loss rate of the discrete queue, while
L(u) is the sample time-average loss rate per cycle of the continuous queue.
Reference [6] showed that the IPA derivative L′(u) is unbiased, and it is com-
putable by a simple, model-free formula (listed below) that can act on the sample
paths of the discrete queue. Furthermore, it can serve as an approximation to
J ′(u). Therefore we implement the regulation algorithm in the following way.
During cycle Cn−1, the service time is un−1, yn−1 is the resulting sample-average
loss rate of the discrete queue, and ψn−1 := yn−1−J(un−1). The IPA derivative
L′(un−1), specified below, is the sample derivative of the average loss rate of
the continuous queue as defined by Eq. (18), and φn−1 := L′(un−1)−J ′(un−1).
Eq. (3) becomes
An :=
(
L′(un−1)
)−1
. (19)
In this we apply the IPA derivative-formula, obtained from an analysis of the
SFM, to the sample path of the discrete queue during Cn−1. In contrast, the
plant’s output yn−1 that is used in the control loop via Eq. (1) with en−1 :=
r−yn−1 corresponds to the discrete queue since it represents the “real” system.
The effectiveness of the resulting regulation algorithm is related to the quality
of the approximation of J(un) and J
′(un) by yn and L′(un), respectively. Now
14
Ref. [6] showed that the function L(u) is Lipschitz continuous in u, w.p.1.
Furthermore, by Eq. (20), below, L′(u) ≥ 0, and L(u) and L′(u) are monotone
increasing and hence the function L(u) is convex w.p.1. Therefore we believe
that J(u) is convex as well although we do not know of a proof, and in this case
the assumptions of Lemma 2.2 and Proposition 2.3 are in force. In any event,
the effectiveness of the regulation algorithm will be tested by simulation.
The IPA derivative L′(u) has the following form (see [6]). Suppose that
there are Q lossy busy periods during the horizon interval [0, tf ], indexed by
q = 1, . . . , Q in increasing order (a busy period is lossy if any positive amount
of overflow is incurred throughout its duration). For the qth lossy busy period,
let uq be the first time loss occurs during it, and let vq be its end point; in other
words, uq is the first time in that busy period when the buffer becomes full, and
vq is the next time the buffer becomes empty. Then, under mild assumptions
[6],
L′(u) =
1
tf
u2
Q∑
q=1
(
vq − uq
)
. (20)
With An defined by (19), we ran a simulation with the following parameters:
yref = 0.1, tf = 4, 000, k = 3, λ = 0.9, the initial parameter-value was u1 = 1.5,
and the number of cycles wasN = 100. The resulting graph of yn, n = 1, . . . , 100
is shown in Figure 8, where we notice convergence of the tracking algorithm in
3 iterations, to a band around the target value of 0.1. Within this band yn
fluctuates between 0.08 and 0.125, except for a single value of n where yn =
0.139. The mean of yn in the range n = 5, . . . , 100 was 0.1005. To reduce the
variability we ran the simulation for tf = 20, 000, and the results, shown in
Figure 9, exhibit an equally-fast convergence of the regulation algorithm with
fluctuations in the range of [0.091, 0.114], and with mean (over n = 5, . . . , 100)
of 0.1000.
4. Application to a production system modeled by a Petri net
The IPA technique recently has been extended from fluid queueing networks
to a class of continuous Petri nets [28, 26]. References [26, 18] applied the
results to an optimization example of balancing part-inventories with product
backorders in a single-stage manufacturing system, and tested the application
of IPA in conjunction with a stochastic approximation algorithm. This section
uses the same example to test our approach to regulation.
The considered manufacturing system consists of a machine that produces
a sequence of single-type products. The production schedule is driven by prod-
ucts’ orders while parts’ inventories are maintained as safety stocks. To make
a product, the system must have an available part and a product order; parts
without orders accumulate in the form of inventories, while orders without parts
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Figure 8: M/D/1/k queue - loss. tf = 4, 000, n = 1, . . . , 100.
result in cumulative backorders. Naturally both excessive inventories and backo-
rders are undesirable, and References [26, 18] devise an IPA-based algorithm for
optimally balancing them. The underlying model for the algorithm is comprised
of the continuous (fluid) Petri net (event graph) shown in Figure 10.
Continuous Petri nets are hybrid Petri nets where the flow of fluid tokens
through transitions is represented by piecewise-continuous rate processes; see,
e.g., [21] for comprehensive presentations. With regard to our system shown
in Figure 10, transitions T1, T2, and T3 represent, respectively, the processes of
product-orders, parts’ arrivals, and the machine’s operation. Each transition Ti,
i = 1, 2, 3, is characterized by a maximum fluid-flow rate Vi(t) > 0, which acts
as an upper bound on its actual flow rate, denoted by vi(t). The places p1 and
p2 are used for holding fluid, and at time t the amount of stored fluid is denoted
by m1(t) and m2(t), respectively. The processes {Vi(t)}, {vi(t)} (i = 1, 2, 3) and
{mj(t)} (j = 1, 2) can be viewed as random processes defined over a common
probability space (Ω,F , P ).
The dynamics of the system are described by the following three equations
relating the above processes: For i = 1, 2,
vi(t) = Vi(t). (21)
For i = 3, define ε3(t) :=
{
j ∈ {1, 2} : mj(t) = 0
}
; then
v3(t) =
{
V3(t), if ε3(t) = ∅
min
(
vi(t) : i ∈ ε3(t)
)
, if ε3(t) 6= ∅. (22)
As for mj(t), j = 1, 2, we have that
m˙j(t) = vj(t)− v3(t). (23)
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Figure 9: M/D/1/k queue - loss. tf = 20, 000, n = 1, . . . , 100.
In the forthcoming discussion we assume that the system evolves in a given
time-interval [0, tf ] with given initial conditions m1(0) and m2(0).
In the typical case where the three processes {Vi(t)} are exogenous, the other
network processes, {vi(t)} and {mj(t)}, are defined in their terms via Eqs. (21)-
(23). In other situations some of the processes {Vi(t)} are exogenous while others
are controlled, and in this case the equations describing the controls together
with (21)-(23) define all of the network processes. In the example considered
in [26, 18] the processes {V1(t)} and {V3(t)} are exogenous while {V2(t)} is
controlled. Specifically, product orders are assumed to arrive in batches, and
hence
V1(t) =
∑
k≥1
αkδ(t− sk), (24)
where δ(·) is the Dirac delta function, sk, k = 1, 2, . . ., are the arrival times,
and αk represent the quantities of the orders. The machine is assumed to
have deterministic service times, and hence V3(t) = V3 for a given V3 > 0.
The parts’ arrival rates are controlled by the backorders via a threshold in the
following fashion: V2(t) has a given low value if the backorder levels are below
the threshold, and a given higher value if the backorder levels are above the
threshold. Formally, given a threshold ρ > 0, and given constants V2,1 ≥ 0 and
V2,2 > V2,1, V2(t) is defined via
V2(t) =
{
V2,1, if m1(t) ≤ ρ
V2,2, if m1(t) > ρ.
(25)
We assumed that V2,1 ≤ V3 ≤ V2,2. It is obvious that Equations (21)-(23) and
(25) have a unique joint solution for every set of initial conditions.
Now let us consider the threshold ρ as the control parameter and hence
denote it by u = ρ. Then the processes {V2(t)}, {vi(t)}, i = 2, 3, and {mj(t)},
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j = 1, 2 are functions of u as well, and hence are denoted by {V2(u, t)}, {vi(u, t)},
and {mj(u, t)}, respectively. Assume that a particular value of u remains fixed
throughout the evolution of the system in a given interval [0, tf ]. Consider the
sample performance function L(u) defined as
L(u) =
1
tf
∫ tf
0
m2(u, t)dt, (26)
for a given distribution of the initial conditions mj(0), j = 1, 2, and let J(u) :=
E
(
L(u)
)
denote its expected value. References [26, 18] considered the problem
of minimizing a weighted sum of J(u) and the expected-value of the average
workload at p1. Here we use the same system except that we perform regulation
of L(u) rather than optimization.
To put it all in the setting described in Section 1, we define a control cycle
to consist of tf time units, un denotes the input during the nth control cycle
Cn, and yn := L(un) as defined by Eq. (26). Therefore, for every n = 1, . . .,
yn → J(un) as tf → ∞ w.p.1. Moreover, Refs. [26, 18] prove that the IPA
derivative L′(u) is unbiased, hence ∂yn∂un →tf→∞ J ′(un) w.p.1. Consequently,
the error terms ψn and φn can be reduced by taking longer cycle times tf . Re-
garding monotonicity and convexity of J(u), larger threshold u results in smaller
inventories and hence J(u) is monotone non-increasing. However, we have no
way of proving convexity or concavity of J(u), hence we put the regulation
algorithm to the test by simulation.
In the considered example, V3 = 6, V2,1 = 2.15, and V2,2 = 6; these num-
bers are taken from [26, 18]. The product-orders process {V1(t)}, defined by
(24), consists of equally-spaced arrivals every 50 seconds (deterministic), and
each arrival brings in an amount of fluid that is uniformly distributed in the
[30, 70]-range. The reference value to be tracked is Jref = 758.70, and it is the
computed value of J obtained for the aforementioned optimization problem in
[18]. The IPA derivative L′(θ) is computable via a recursive algorithm con-
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structed according to the event-calculus framework defined in [8, 26]; a detailed
presentation thereof can be found in [18].
We ran the regulation algorithm for 100 control cycles with tf = 1, 000. The
results of two typical runs are shown in Figure 11 for two respective values of
the initial control parameter, u1 = 35 and u1 = 15. The corresponding graphs
of yn := Ln(un) are plotted by the dashed curve and solid curve, and both
indicate convergence to a band around yref = 758.70 after 3 iterations. This
band has a maximum range of 47.17, and the averages of the outputs yn, taken
over n = 20, . . . , 100, are 758.55 for the dashed plot, and 758.73 for the solid
plot. Although these results indicate convergence of the outputs’ average to
yref , variations in the output values are discernable. These variations, as well as
those in the IPA derivatives, yield fluctuations in the values of un, n = 1, 2, . . .,
as can be seen in Figure 12. We believe that the major cause of these variations
is in the variance of L(u) and not inherent in the regulation algorithm. To test
this point, we ran 100 independent simulations of the system at the fixed value
of u = 24.8, which is close to the average of un, n = 20, . . . , 100 obtained by
the regulation algorithm. The results,
{
L(u)
}
i
, shown in Figure 13, indicate a
persistent variation with a maximum range of 42, which is comparable to the
range obtained from Figure 11.
To further test the convergence rate of the regulation algorithm we chose
more extreme starting values of the control parameter, namely u1 = 45 and
u1 = 5. The corresponding values of y1 are 635 and 883, which are more extreme
than those obtained in Figure 11, but nonetheless the regulation algorithm
converged to a similar band around yref in 3 iterations.
n
yn
Figure 11: Petri net - inventory. tf = 1, 000, n = 1, . . . , 100
5. Application to throughput regulation in computer processors
The problem of maintaining stable instruction execution rates in computer
processors arises in several application areas. For instance, in real-time appli-
cations, guaranteeing a constant instruction execution rate simplifies otherwise
complex real-time scheduling tasks by enabling tighter bounds on deadlines to
be met [20]. Variable rate instruction execution often leads to a reliance on worst
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Figure 13: Variations in L(u): 100 independent simulations
case execution-time estimates that far exceed the average execution times, re-
sulting in a poorer processor utilization than is necessary. A second application
concerns a tradeoff between instruction execution rate and power dissipation.
Dynamic Voltage Frequency Scaling (DVFS) can be used to navigate this trade-
off to arrive at an instruction rate that is the most power-efficient [12][13]. This
approach, described in the Introduction, was followed by [2] for throughput reg-
ulation in processor cores. In this section we pursue a similar approach but use
a more-precise system-model for the throughput simulation and hence obtain
better results, including far-faster convergence, as described in the sequel.
We consider a multiprogrammed multi-core processor where programs are
assigned for execution to the cores by the operating system. Each core is as-
signed an instruction-execution rate setpoint by a supervisory controller, and
has to control (regulate) its instruction rate to that level. In this paper we are
not concerned with the way these setpoint levels are assigned, and consider them
as given and fixed. Furthermore, we assume that each core is in a separate clock
domain and can independently control its own clock rate. Each core exploits
instruction-level parallelism (ILP) utilizing an Out-of-Order (OOO) technology
whereby instructions may complete execution in an order different from pro-
gram order (i.e., out of order). OOO execution enables instruction execution
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to be limited only by data dependencies rather than the order in which they
appear in the program thereby serving as the primary means for exploiting ILP
in modern processors.
A high-level functional and logical description of programs’ execution in an
OOO core is depicted in Figure 14. Instructions are fetched sequentially from
memory and placed in the Instruction queue. There they are processed by
functional units which can be thought of as servers in the queueing parlance. It
is often the case that there are enough functional units available for concurrent
execution of all of the instructions in the queue. What holds up the execution
of an instruction is its dependency on data that would become available from
the execution of another instruction. For example, the instruction of adding
two variables, x and y, requires that both variables have numerical values. x
may be obtained from another numerical instruction, while y may be fetched
from memory. Thus, it is evident that the addition of x and y cannot commence
before the instructions of computing x and fetching y are completed.
Instructions can be classified as data dependent vs. data independent accord-
ing to whether they depend on data provided by the execution of other instruc-
tions. If an instruction is data dependent then its execution can commence as
soon as all such data and a functional unit become available. If the instruction
is data independent then its execution can start as soon as a functional unit is
available.
Memory instructions can take one-to-two orders of magnitude more time to
execute than computational instructions. Therefore most architectures make
use of a hierarchical memory arrangement where on-chip cache access takes less
time than external memory such as DRAM. First the cache is searched, and if
the variable is found there then it is fetched and the instruction is completed.
If the variable is not stored in cache then a cache miss occurs and a cache line
(containing the variable) is fetched from external memory (typically DRAM)
and placed in the cache. The variable is then accessed and the instruction
is completed. We can think of all external-memory (non-cache) accesses as
placed in a First-in-First-out queue designated by the Memory box in the figure.
Furthermore, this queue has a finite buffer, and when it becomes full the entire
memory access, including from the cache, is stalled.
During its processing the instruction is still stored in the Instruction queue,
where it has been placed since its arrival at the start of the aforementioned pro-
cess. Although it may be executed concurrently with other instructions subject
to data-dependency constraints, it may not be released from the queue upon
completion of its execution; in fact, its release time is the later of its completion
time and the release time of the previous instruction. However, the variables it
computes become available to other instructions upon its completion and not
release. We point out that the term release used here is called commitment
in the parlance of computer architectures. It is this quantity that is used to
compute the instruction’s throughput, as will be made clear in the sequel.
A high-level description of the hardware of an OOO core is depicted in
Figure 15 (see [10] for a more detailed description). The acronyms in the various
blocks indicate the following entities: IQ - Instruction Queue; ROB - Reorder
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Figure 14: Functional description of OOO processing
Buffer; RS - Reservation Station; FU - Functional Unit; RF - Register File;
L/S Q - Load/Store Queue; MSHR - Miss Status Handling Register; and MEM
- memory other than cache, typically DRAM. During a program’s execution, the
instruction unit of the processor fetches program instructions sequentially from
memory and places them in the Instruction Queue (IQ). Instructions are issued
from the IQ to a reservation station waiting for access to the corresponding
functional unit. An instruction is granted access (starts processing) after (i) all
its operands are available, for example, the result from preceding instructions,
and (ii) the functional unit is available. When an instruction is issued to an RS,
it is also allocated an entry in the ROB in the original program order.
Instructions in the RS are issued to the functional units when their operands
are available (note that this issue order may be different from program order
hence the OOO designation). While the instruction is waiting for its operands,
it is said to be stalled. Instruction execution results are broadcast to all reserva-
tion stations and the ROB - they are stored along with the instruction’s entry
in the ROB. When an instruction reaches the head of the ROB and it has com-
pleted execution, its result is placed in the RF. This process is called instruction
committment (IC). The IC stage basically signifies the termination of the in-
struction processing. Note that while instructions may complete execution out
of order, they are committed in program order. For the purpose of this discus-
sion and its related model, we can view the IQ and ROB as a single block where
instructions are buffered in order according to their issue (arrival) order from
the instruction fetch unit of the processor.
Memory instructions such as load and store instructions are directed to the
Load/Store Queue (L/SQ) shown in Figure 15. Consider the execution of a
load instruction. First an attempt is made to access the data from the data
cache. If that is successful (cache hit), the data is read from the cache line
and sent to the corresponding instruction entry in ROB. If the requested data
is not in the cache (cache miss) it has to be fetched from the next level of the
memory hierarchy, for example main memory, typically DRAM. In that case a
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Figure 15: High-level OOO architecture
request is sent to the Miss Status Handling Register (MSHR), which serves as a
finite-buffer queue for buffering outstanding non-cache memory access requests.
When the MSHR is full all new instructions that generate memory-accesses are
stalled. Upon completion of the memory access, the data is sent to the ROB and
the instruction clears the MSHR. Note that the MSHR is a finite-buffer queue
that holds only non-cache memory instructions. However, when it becomes full,
it halts all new memory access requests, and thus comprises a fairly nonstandard
queueing model.
To quantify all of this (see also [9]), consider a control cycle comprised of
instructions Ii, i = 1, . . . ,M for a given M > 0. Let us set the time to t = 0
at the moment the first instruction is issued. In the framework of the closed-
loop system defined by the regulation algorithm, the control variable u will be
the clock frequency (rate) of the core, but it is easier to carry out the IPA
computations in terms of the clock cycle, τ := u−1.
For instruction Ii, define ξi to be its issue time in terms of clock cycles
(counting from the issue time of I1); αi(τ) - its execution starting time (in sec-
onds), and βi(τ) - its completion time (in seconds), not to be confused with its
commit time which may occur later. Note that we use two kinds of timing vari-
ables, namely in units of clock cycles or seconds. The former can be measured
in real time for the purpose of the control law, while the latter are used only in
the analysis.
Consider first the case where Ii is not a memory instruction; memory in-
structions will be handled later. The issue time of Ii (in seconds) is ξiτ , and
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we assume that there are available resources in the ROB and RS so that the
instruction is forwarded there at the same time, ξiτ . If Ii is data dependent,
denote by k(i) the index (counter) of the instruction which is the last to provide
a variable to Ii. Then, we have that
αi(τ) =
{
max
{
ξiτ, βk(i)(τ)
}
+ τ, if Ii is data dependent
ξiτ + τ, otherwise.
(27)
As for the completion time, let µi denote the execution time of Ii in terms of
clock cycles. Then,
βi(τ) = αi(τ) + µiτ. (28)
Consider next the case where Ii is a memory instruction. Upon its issuance at
time ξiτ it is directed to the L/SQ where a cache attempt is made. Let us regard
the starting time of the cache attempt as the starting time of the instruction’s
execution at the memory stage, and denote it by αi(τ). If the MSHR is full at
time ξiτ , let `(i) denote the index of the instruction at the head of the MSHR.
Then,
αi(τ) =
{
ξiτ + τ, if MSHR is not full at time ξiτ
β`(i)(τ) + τ, if MSHR is full at time ξiτ.
(29)
Let νi denote the time (in units of clock cycles) it takes the L/SQ to process
Ii including the cache attempt. If the cache attempt result is successful (cache
hit), then
βi(τ) = αi(τ) + νiτ. (30)
On the other hand, in case of a cache miss, the instruction is directed to the
MSHR for non-cache memory access. Let mi denote the processing time of the
instruction in the MSHR in units of clock cycles, and let MEMi be the time
it takes to access the memory. Note that DRAM access is not governed by the
core’s clock and hence it is not a function of τ . Let j(i) denote the index of the
instruction prior to Ii in the MSHR. Then, the completion time of Ii is given
by
βi(τ) = max
{
αi(τ) + νiτ +miτ +MEMi, βj(i)(τ) + τ
}
. (31)
Finally, the commit (departure) times of instructions Ii, i = 1, 2, . . ., denoted
by di(τ), are given by the following recursive equation,
di(τ) = max
{
βi(τ), di−1(τ)
}
+ τ. (32)
Now recall that the control cycle consists of M instructions, and define the
average throughput by
y := L(u) =
M
dM (u)
. (33)
With u = τ−1, its IPA derivative is
L′(u) =
1
M
(y
u
)2
d′M (τ), (34)
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where we assume that the throughput y = L(u) can be computed from the
system. The IPA term d′M (τ) is computable in a recursive manner as follows. By
Equations (27)–(32), for every i = 1, . . . ,M : If Ii is not a memory instruction,
then
α′i(τ) =
{
β′k(i)(τ) + 1, if Ii is stalled due to data dependency
ξi + 1, otherwise,
(35)
and
β′i(τ) = α
′
i(τ) + µi. (36)
On the other hand, if Ii is a memory instruction, then
α′i(τ) =
{
β′`(i)(τ) + 1, if Ii is stalled due to full MSHR
ξi + 1, otherwise;
(37)
as for β′i(τ), if Ii results in a cache hit, then
β′i(τ) = α
′
i(τ) + νi, (38)
and in the event of a cache miss,
β′i(τ) =
 α
′
i(τ) + νi +mi, if Ii is first in the MSHR queue by the time
its variable is read from memory
βj(i)(τ) + 1, otherwise.
(39)
It is reasonable to assume that the quantities ξi, µi, νi, and mi can be read from
the system in real time during instruction execution, and hence the computation
of β′i(τ), i = 1, . . . , can be performed in real time in a recursive fashion via
Equations (35)-(39). Finally, by (32),
d′i(τ) =
{
d′i−1(τ) + 1, if Ii is stalled in ROB following its execution
β′i(τ) + 1, if Ii is comitted right after its execution.
(40)
This yields d′M (τ), and hence L
′(u) via Equation (34). We point out that this
IPA derivative is biased due to the fact that the DRAM and other non-cache
memory accesses are not controlled by the core’s clock - the memory system is in
a different clock domain. We note that the time required for such memory access
typically is one order of magnitude longer than a cache-access time and can
be two orders of magnitude longer than computing instructions. Therefore we
expect the regulation technique to perform better when applied to computation-
intensive programs rather than to memory-intensive programs. This is evident
from the simulation results which will be presented in the following paragraphs.
We implemented the control algorithm using Manifold, a cycle-level, full
system discrete event simulation platform for multi-core architectures [29]. A
Manifold model boots a Linux operating system and executes stock 32-bit x86
binaries. Our experiments were applied to two programs from the SPLASH-2
suite of benchmark programs [27], Barnes and Radiosity. Barnes is compute
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intensive while Radiosity is memory intensive. For both cases the Manifold pro-
cessor model used is similar to the Intel Nehalem micro-architecture comprised
of four cores, each having its own L1 cache and sharing an L2 cache [23]. Each
core is in a separate clock domain that is independently controlled. At the start
of the simulation the application is emulated for a million instructions (out of an
order of 1012 instructions) in order to warm up the architecture state. At this
point, cycle-level timing simulation is begun over program regions of interest.
The control cycle for each core consists of M = 10, 000 instructions. Thus,
for a given core, the control variable during the nth cycle is un, and yn is the
instruction throughput computed at the end of the cycle via Eq. (33) (with the
index n added). The IPA derivative is computed via Eq. (34). It is not unbiased
since the sample-performance function L(u) is not necessarily continuous. This
is largely due to the possibility of instruction stalls when the MSHR queue be-
comes full; see [11] for the relation between discontinuous sample performance
functions and the biasedness of IPA. However, we believe that the error intro-
duced by the bias generally is not large enough to prevent convergence of the
regulation algorithm. Therefore, in contrast with the case of the finite-buffer
queue discussed in Section 3.2, we do not resort to a fluid queueing model but
rather compute the IPA derivatives directly from the discrete model according
to Eqs. (34) - (40).
In the simulation experiments we took the target instruction rates (setpoints)
for Cores 0-3 to be 1.0 Giga Instruction Per Second (GIPS), 1.5 GIPS, 2.0
GIPS, and 2.5 GIPS, respectively. Figure 16 shows simulation results for the
benchmark Barnes executing at all four cores, and they indicate convergence-
times of the algorithm between 0.02 ms (Core 3) and 0.08 ms (Core 2).4 The
apparent oscillations after convergence are due to variations in the programs’
instruction loads, and their magnitudes are within 10% of the respective target
values. However, the average instruction rates from time 0.1 ms to the final
time (0.25 ms) are 0.9998, 1.5025, 1.9997, and 2.4985, which are within 0.2 %
of the respective target values.
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Figure 16: Instruction rate regulation: Barnes
4Using a cruder model, Reference [2] reports convergence in about 1 ms.
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For the Radiosity benchmark we set the target instruction rates for Cores
0-3 to 1.0 GIPS, 1.3 GIPS, 1.5 GIPS, and 1.7 GIPS, respectively. Typical
results are shown in Figure 17, where we discern convergence times between
0.12 ms to 0.14 ms, with subsequent oscillations below 15% of the respective
target values. The slower convergence as compared to Barnes is due to the fact
that Radiosity is more memory intensive.
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Figure 17: Instruction rate regulation: Radiosity
One way to reduce the oscillations is to scale the integrator’s gain in Equation
(1) by a constant k ∈ (0, 1), thereby replacing (1) by the following equation,
un = un−1 + kAnen−1. (41)
After some experimentation we chose k = 0.2. This resulted in reductions in
the oscilations’ magnitudes from 10% to 5% for Barnes, and from 15% to 10%
for radiosity. The results are shown in Figures 18 and 19, respectively.
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Figure 18: Instruction rate regulation (modified algorithm): Barnes
6. Conclusions
This paper describes an IPA-based approach to performance regulation in
stochastic timed discrete event dynamic systems. The considered problem is to
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Figure 19: Instruction rate regulation (modified algorithm): Radiosity
control the output of the system so as to have it track (asymptotically) a given
performance reference in the face of variations in the system’s characteristics.
The proposed approach is based on an integrator with adaptive gain. The
system’s plant is represented via a discrete-event or hybrid model, and the
controller’s gain is inverse proportional to the IPA derivative of its plant function
with respect to the control parameter.
The paper summarizes the regulation technique and presents several exam-
ples, which highlight the fact that it can work well despite errors in estimating
the IPA gradient. The examples include delay and loss in a single queue, in-
ventory control in a Petri-net model of a production system, and throughput
regulation in a computer core. Extensions and future investigations will focus
on emerging problems in various application areas.
7. Appendix
This section provides proofs to Lemma 2.2 and Proposition 2.3.
Proof of Lemma 2.2. Consider a closed, finite-length interval I where g(·) is
monotone-nondecreasing and convex throughout I. We next prove the assertion
of the lemma for this case, while the situations where g(·) is monotone-non-
increasing or concave can be analyzed by similar arguments and hence their
proofs are omitted.
By the monotonicity of g(·) we have that g′(u) ≥ 0 ∀u ∈ I, and we will use
this fact throughout the forthcoming analysis. By convexity of g(·) we have the
following inequalities for every u ∈ I and ∆u ∈ R such that u+ ∆u ∈ I:
g(u) + g′(u)∆u ≤ g(u+ ∆u) ≤ g(u) + g′(u+ ∆u)∆u. (42)
Given M ≥ 1, β ∈ (0, 1), and α ∈ (0, 1), suppose that, for some j = 1, . . .,
uj−1 ∈ I, Ej−1 < α, and Gj−1 < β. We next derive upper bounds on the ratio
|g(uj |/|g(uj−1)| (for the case where g(uj−1) 6= 0) in terms of M , β, and α.
The analysis concerns four separate cases: (i) g(uj−1) ≤ 0 and g(uj) ≤ 0; (ii)
g(uj−1) ≤ 0 and g(uj) ≥ 0; (iii) g(uj−1) ≥ 0 and g(uj) ≤ 0; and (iv) g(uj−1) ≥ 0
and g(uj) ≥ 0. The results, to be derived in the following paragraph, are:
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• Case (i):
|g(uj)| ≤
(
1− 1− β
1 + α
)
|g(uj−1)|. (43)
• Case (ii):
|g(uj)| ≤
(
M
1 + β
1− α − 1
)
|g(uj−1)|. (44)
• Case (iii):
|g(uj)| ≤
(1 + β
1− α − 1
)
|g(uj−1)|. (45)
• Case (iv):
|g(uj)| ≤
(
1− 1
M
1− β
1 + α
)
|g(uj−1)|. (46)
We next prove these inequalities. In all cases we consider Eq. (42) with u = uj−1
and
∆u = − 1
g′(uj−1) + φj−1
(
g(uj−1) + ψj−1
)
.
By Eq. (10), u+ ∆u = uj .
Case (i): g(uj−1) ≤ 0 and g(uj) ≤ 0. The left inequality of Eq. (42) means
that
g(uj−1)− g′(uj−1) 1
g′(uj−1) + φj−1
(
g(uj−1) + ψj−1
) ≤ g(uj), (47)
and with a straightforward algebra,
g(uj) ≥ g(uj−1)− 1
1 +
φj−1
g′(uj−1)
(
1 +
ψj−1
g(uj−1)
)
g(uj−1). (48)
By definition of Ej−1 and Gj−1, | φj−1g′(uj−1) | ≤ Ej−1 and |
ψj−1
g(uj−1)
| ≤ Gj−1; and by
assumption, Ej−1 ≤ α and Gj−1 ≤ β; hence, and by (48) and the assumption
that g(uj−1) ≤ 0, we have that
g(uj) ≥
(
1− 1− β
1 + α
)
g(uj−1). (49)
By the assumption that g(uj) ≤ 0, Eq. (43) follows.
Case (ii): g(uj−1) ≤ 0 and g(uj) ≥ 0. The right inequality of (42) means
that
g(uj) ≤ g(uj−1)− g
′(uj)
g′(uj−1) + φj−1
(g(uj−1) + ψj−1), (50)
and multiplying and dividing the RHS of (50) by g′(uj−1) and g(uj−1) we obtain
that
g(uj) ≤ g(uj−1)− g
′(uj)
g′(uj−1)
1
1 +
φj−1
g′(uj−1)
(
1 +
ψj−1
g(uj−1)
)
g(uj−1). (51)
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By definition of Ej−1 and Gj−1, | φj−1g′(uj−1) | ≤ Ej−1 and |
ψj−1
g(uj−1)
| ≤ Gj−1; and by
assumption, Ej−1 ≤ α, Gj−1 ≤ β, and g
′(uj)
g′(uj−1)
≤M ; hence, and by (51) and the
assumption that g(uj−1) ≤ 0, we have that
g(uj) ≤
(
1−M 1 + β
1− α
)
g(uj−1). (52)
Since by assumption g(uj−1) ≤ 0 and g(uj) ≥ 0, Eq. (44) follows.
Case (iii): g(uj−1) ≥ 0 and g(uj) ≤ 0. As in Case (i), Eq. (48) is satisfied,
and since g(uj−1) ≥ 0,
g(uj) ≥ g(uj−1)− 1 + β
1− αg(uj−1) =
(
1− 1 + β
1− α
)
g(uj−1). (53)
Since g(uj) ≤ 0, Eq. (45) follows.
Case (iv): g(uj−1) ≥ 0 and g(uj) ≥ 0. As in the analysis for Case (ii), Eq.
(51) applies, and by the definition of M ,
g′(uj)
g′(uj−1)
≥ 1M . Therefore
g(uj) ≤
(
1− 1
M
1− β
1 + α
)
g(uj−1), (54)
which is Eq. (46).
Fix M > 1 and β ∈ (0,M−1). Consider α ∈ (0, 1), and n = 1, . . ., and
suppose that all of the conditions specified in the assertion of the lemma are
satisfied. We next prove that Eq. (11) is satisfied for an α > 0 and a corre-
sponding θ ∈ (0, 1). There are two scenarios to consider: (a) mn = n + 1, and
(b) mn > n+ 1.
Scenario (a) means that g(un)g(un−1) ≥ 0 and arises when either Case (i)
or Case (iv) occur. In Case (i), Eq. (43) is in force, and since
(
1− 1−β1+α
)∣∣
α=0
=
β < 1, it follows that there exists α1 ∈ (0, 1) and θ1 ∈ (0, 1) such that, for every
α ∈ (0, α1), Eq. (11) is satisfied with θ1 in lieu of θ. Similarly in Case (iv) and
Eq. (46); since
(
1 − 1M 1−β1+α
)∣∣
α=0
= 1 − βM < 1, there exists α4 ∈ (0, 1) and
θ4 ∈ (0, 1) such that, for every α ∈ (0, α4), Eq. (11) is satisfied with θ4 in lieu
of θ.
Scenario (b) corresponds to either Case (ii) or Case (iii). In Case (iii), where
g(un−1) ≥ 0 while g(un) ≤ 0, Eq. (45) is satisfied. Note that
(
1+β
1−α − 1
)∣∣
α=0
=
β < 1, and therefore, there exists α3 ∈ (0, 1) and θ3 ∈ (0, 1) such that, if
α ∈ (0, α3), then
|g(un)| ≤ θ3|g(un−1)|. (55)
In Case (ii), where g(un−1) ≤ 0 while g(un) ≥ 0, Eq. (44) holds, but unlike the
other three cases, it is not true that
(
M 1+β1−α −1
)∣∣
α=0
< 1. A different argument
is needed.
Suppose first that Case (ii) holds at un−1, Case (iii) will be considered later.
By definition of mn, Case (iii) holds at mn − 1 while Case (iv) is satisfied for
all j = n, . . . ,mn − 2. By Equations (44)-(46),
|g(unn−1)| ≤
(
M
1 + β
1− α − 1
)(1 + β
1− α − 1
)(
1− 1
M
1− β
1 + α
)mn−1−(n−1|g(un−1)|.
(56)
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The above analysis of Case (iv) showed that if α < α4 then
(
1− 1M 1−β1+α
)
< 1,
and therefore,
|g(unn−1)| ≤
(
M
1 + β
1− α − 1
)(1 + β
1− α − 1
)
|g(un−1)|. (57)
But
(
M 1+β1−α − 1
)(
1+β
1−α − 1
)∣∣∣
α=0
=
(
M(1 + β)− 1)β < Mβ < 1, where the last
two inequalities are due to the assumption that Mβ < 1. Therefore, there exist
α2 ∈ (0, 1) and θ2 ∈ (0, 1) such that, if α < α2, Eq. (11) is satisfied with θ2 in
lieu of θ.
Finally, in Case (iii) at un−1, Eq. (57) is provable in the same way as for
Case (ii), and the conclusion is derivable in the same way as well.
Now by defining α = min{αi : i = 1, . . . , 4}, Eq. (11) is satisfied with
θ := max{θi : i = 1, . . . , 4}. This completes the proof. 2
Proof of Proposition 2.3. Given η > 0, M > 1, and ε > 0. Fix β ∈ (0,M−1).
Choose α ∈ (0, 1) and θ ∈ (0, 1) according to Lemma 2.2. In particular, as in
the proof of Lemma 2.2 we can assume, by reducing α is necessary, that(
M
1 + β
1− α − 1
)(1 + β
1− α − 1
)
< 1. (58)
Consider a closed, finite-length interval I and a sequence of points {un}∞n=1
satisfying the conditions of the proposition. Suppose, without loss of generality,
that g(·) is monotone nondecreasing and convex on I. Since |g′(u)| ≥ η for every
u ∈ I, it follows by Eq. (10) that there exists K > 0 (independent of I or the
sequence {un}) such that, for every n = 1, . . .,
|g(un)| ≤ K|g(un−1)|. (59)
Fix ε′ > 0 such that
2Kε′ < ε. (60)
Fix δ > 0 such that
δ < min
{
βε′,
ε
2
}
. (61)
By assumption En < α and |ψn| < δ for all n = 1, . . . ,. As a result of the
inequality |ψn| < δ, and by Eq. (61), if Gn := |ψn||g(un)| > β then |g(un)| < ε′.
Thus, if |g(un)| > ε′ then Eqs. (43)-(46) hold with n + 1 in lieu of j, and if
|g(un)| < ε′ then
|g(un+1)| ≤ Kε′. (62)
Now consider a point un such that |g(un)| > ε′ and hence Gn ≤ β. Consider
the four cases (i) - (iv) in the proof of Lemma 2.2. In Case (i) and Case (iv),
mn = n + 1, and Eq. (11) implies that |g(un+1)| < |g(un)|. In Case (iii), Eq.
(55) implies the same inequality, namely |g(un+1)| < |g(un)|. Only in Case (ii)
the reverse inequality is possible, namely that |g(un+1)| ≥ |g(un)|.
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Suppose that Case (ii) holds at un. Then (by definition of Case (ii)) g(un) ≤
0, g(uj) ≥ 0 ∀ j = n+ 1, . . . ,mn − 1, and g(umn) ≤ 0. Moreover, for every j =
n+1, . . . ,mn−1, either Case (iii) or (iv) holds, and therefore, either |g(uj+1)| <
|g(uj)| if |g(uj)| ≥ ε′, or |g(uj+1)| ≤ Kε′ if |(g(uj)| ≤ ε′. Consequently, and by
Eq. (62), we have that
|g(umn)| ≤ max
{
Kε′, |g(un+1)|
}
. (63)
As a result we have the following situation: If |g(uj)| ≤ ε′ for some j =
n, . . . ,mn − 1, then |g(umn)| ≤ Kε′. On the other hand, if |g(uj)| ≥ ε′ for
every j = n, . . . ,mn − 1, then (by Lemma 2.2), Eq. (11) is in force. This, in
conjunction with Eq. (61), implies that
lim sup
n→∞
|g(un)| ≤ Kε′ ≤ ε
2
, (64)
hence the inequality in Eq. (13).
Finally, Eq. (14) follows from (13) and the assumption that δ < ε2 , as
specified in Eq. (61). This completes the proof. 2
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